/Electric breakdown of dielectric systems containing air in interconnects for nodes <A10

Electric breakdown of dielectric systems containing air in interconnects for nodes <A10

Leuven | More than two weeks ago

How air breaks at a nano-scale

Metal interconnects handle power and signal distribution in electronic circuits between transistors and to the outside world.  To enable performance gains of circuits, the width of and the spacing between these interconnects need to shrink to below 10 nm in the coming decades. In the most advanced technologies, the material separating lines from each other contains a good amount of … air.

 

Although such advanced nano-interconnects are awesome from a performance point-of-view, their electrical durability is heavily challenged. During operation, electrical fields between different interconnect lines are as high as 100 mV per nm and these fields need to be maintained for over 5 years. It is generally understood that such high fields generate defects in the dielectrics separating the lines. Such defects form sides for electron trapping and de-trapping. At long stress times, defects accumulate and form local conductive paths leading to a loss of the isolating properties of the dielectric system.

 

Where the physical and statistical processes of dielectric degradation is understood for more classical interconnect systems with only dielectrics as isolating material (no air), this PhD is about unravelling the physical and statistical processes behind the breakdown of nano-scaled dielectric systems consisting of air, dielectrics and the interfaces between them. Dedicated experiments to understand the electrical conduction and degradation through/of such hybrid dielectric systems need to be performed. In parallel, physics- and statistics-based models on how defects are generated and how they accumulate leading to final breakdown need to be developed.

 

The final aim of the PhD is to understand the electrical robustness of these nano-interconnects and to predict their electrical breakdown behavior at even further scaled dimensions.

 

The supervisors of this PhD are world-recognized experts from both KU Leuven and imec in the field of metrology and reliability. Existing insights from dielectric breakdown studies in gate oxides and more classical interconnect dielectric systems can serve as a basis for this work.
 


 

Required background: Physics, Materials Engineering or related with focus on modelling

Type of work: 60% Modeling and simulation, 30% Experimental and characterization, 10% Literature study

Supervisor: Claudia Fleischmann

Co-supervisor: Kristof Croes

Daily advisor: Alicja Lesniewska

The reference code for this position is 2025-191. Mention this reference code on your application form.

NanoIC logo

Who we are
Accept marketing-cookies to view this content.
Cookie settings
imec inside out
Accept marketing-cookies to view this content.
Cookie settings

Related jobs

Extreme Ultraviolet Light Coherent Diffractive Imaging and Scatterometry for Characterization of Nanoscale Semiconductor Structures and Devices

Enhance the capabilities of extreme ultraviolet nanoscale coherent diffractive imaging and scatterometry with machine learning, advanced reconstruction and data processing algorithms to enable non-destructive imaging and characterization of complex buried semiconductor nanostruct

Investigating chemical etch uniformity in 3D structures

Advanced metrology for process characterization

Ultimate Nano-interconnects: Pioneering Resilient Electronics

Harnessing the Strength and Flexibility of Nanowires for Advanced Applications

Circuit Design for Optimized SOT-MRAM: Area, Latency, and Power

Spin-Orbit Torque Magnetic Random-Access Memory (SOT-MRAM) is emerging as a promising candidate for future memory technologies due to its non-volatility, high speed, and low power consumption. This PhD research aims to design and optimize SOT-MRAM circuits focusing on area, laten

Sustainable Design-Technology Co-Optimization for Advanced Technologies

Enabling the transition from PPA(C) to PPACE for the exploration of advanced technologies, such as CFET, 2D, and IGZO, taking into account the cost and environmental cost linked to integration and process assumptions.

System technology co-optimization for high speed/high frequency chiplets and heterogeneous integration packaging

Are you ready to embark on an exciting journey into the cutting-edge world of semiconductors? Today, the semiconductor industry is undergoing a profound transformation, and we invite you to be part of it.
Job opportunities

Send this job to your email