CMOS: advanced and beyond
Discover why imec is the premier R&D center for advanced logic & memory devices.
Integrated photonics
Take a look at technologies for optical transceivers, sensors and more.
Health technologies
See how imec brings the power of chip technology to the world of healthcare.
Sensing and actuation
Explore imec’s CMOS- and photonics-based sensing and actuation systems.
Connectivity technology
Look into our reliable, high-performance, low-power network technologies.
More expertises
Discover all our expertises.
Research
Be the first to reap the benefits of imec’s research by joining one of our programs or starting an exclusive bilateral collaboration.
Manufacturing
Go from idea to scalable and reliable semiconductor manufacturing with IC-Link.
Venturing and startups
Kick-start your business. Launch or expand your tech company by drawing on the funds and knowhow of imec’s ecosystem of tailored venturing support.
Education and workforce development
Imec supports formal and on-the-job training for a range of careers in semiconductors.
NanoIC pilot line
Aligned with the EU Chips Act, access to the pilot line will accelerate beyond-2nm innovation.
Optimizing Page Allocation over Heterogeneous Memory Systems
Leuven | Just now
Optimizing Page Allocation over Heterogeneous Memory Systems
The proposed thesis aims to optimize the page allocation over heterogeneous
memory systems. The estimated workflow begins with monitoring and profiling of the target application to collect its memory access trace. This trace captures the application’s
memory behavior and serves as the foundation for further analysis. The
gathered application memory trace is then utilized within a controlled
environment consisting of both real hardware-in-the-loop (Intel Optane DCPM) and simulated/emulated memory technologies. These simulations/emulations target various memory hierarchies and configurations, enabling detailed exploration of performance and behavior under different memory system designs. Additionally, swap logs and storage traces are generated to analyze data movement between main memory and storage layers. These traces are further correlated with storage technologies, allowing a holistic view of the system’s data management and performance implications.
This thesis will be performed in NTUA with direct collaboration with IMEC - Leuven, Belgium.
Dr. Manolis Katsaragakis, Post-Doc Researcher, NTUA: mkatsaragakis@microlab.ntua.grTOPICS AVAILABLE: 1
PREREQUISITES:
• C/C++, Python, Bash/Shell Scripting
• Computer Architecture, Memory Organization
• Linux OSProf. Dimitrios Soudris, NTUA: dsoudris@microlab.ntua.gr
Prof. Francky Catthor, NTUA: Catthoor@microlab.ntua.grType of internship: Master internship, PhD internship
Duration: 3
Required educational background: Electrotechnics/Electrical Engineering, Computer Science
Supervising scientist(s): For further information or for application, please contact Saeideh Alinezhad Chamazcoti (Saeideh.AlinezhadChamazcoti@imec.be)
The reference code for this position is 2026-INT-014. Mention this reference code in your application.
Imec allowance will be provided.
Applications should include the following information:
- resume
- motivation
- current study
Incomplete applications will not be considered.